This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.










Fig. 4



.

•

. *







Fig. 8



F.'g. 9






Fig. 10





11/2/18




Fig. 13A




Fig. 12




Fig. 13B

| Exception | eria la Via de la Vector offs | el Corresponding mode |
|----------------|-------------------------------|-----------------------------|
| Reset | 0×00 | Supervisor mode |
| Under | 0×04 | Monitor mode / Unles mark |
| SWI | 0x08 | Supervisor mode Montar make |
| Prefetch abort | 0x0C | Abort mode Manitor made |
| Data abort | 0x10 | Abort mode /Mon: for mack |
| IRQ/SIRQ | 0x18 | IRQ mode / Mon: tor mysle |
| FIQ | 0x1C | FIQ mode / Monitor mode |
| SMT | OX 20 | ander note Monita mento |

F13.14

| Reset | VMO |
|----------------|-----|
| Wholes | VMI |
| SWI | VM2 |
| Prefetch about | VM3 |
| Data abort | VM4 |
| IRQ/SIRQ | VMS |
| FIQ | 7M6 |
| SMI | VM7 |
| | |

| Reset | V50 |
|----------------|-------------|
| Strolet | VSI |
| SWI | VS2 |
| Protetch about | v s3 |
| Data abort | · VS4 |
| IRQ/SIRQ | VSS |
| FIQ | VS6 |
| SMI | VS7 |

| Reiset | VNSØ |
|----------------|--------|
| Wide | VNSI |
| SWI | VNS2 |
| Protetel about | VN23 |
| Data about | VNS4 |
| IRQ/SIRQ | VNS5_ |
| FIQ | + VNS6 |
| SMI | VNS7 |

Fig. 15


CPIE Monitor Trap Mask Register

| 0 | 1 | , \ | ١ | . 1 | 0 | |
|-----|-----|-------------------|---------------|-----|------|-----|
| SMI | SWI | Profetch About | Data Abort | IRQ | STRQ | FIQ |


1 = Mon(S)

O = NS

OR via hardware/external



[-ig. 17



Morde

Morde

Morde

Morde

Cuterrupts

disabled)

tash

Sm |

Stat

OB corde C

enable
Interrupts

TRQ

tash B

brished

Bix-up

contine

Start B

code C

Fig. 19

mode mode mode mode

tach

Somi

disable internals




FIGURE 21

| User | System | Supervisor | Abort | Undefined | Interrupt | Fast Interrupt |
|------|--------|------------|------------|-----------|-----------|----------------|
| R0 | R0 | R0 | R0 | R0 | R0 | R0 |
| R1 | R1 | R1 | R1 | R1 | R1 | R1 |
| R2 | R2 | R2 | R2 | R2 | R2 | R2 |
| R3 | R3 | R3 | R3 | R3 | R3 | R3 |
| R4 | R4 | R4 | R4 | R4 | R4 | R4 |
| R5 | R5 | R5 | R5 | R5 | R5 | R5 |
| R6 | R6 | R6 | R6 | R6 | R6 | R6 |
| R7 | R7 | R7 | R7 | R7 | R7 | R7 |
| R8 | R8 | R8 | R8 | R8 | R8 | R8_fiq |
| R9 | R9 | R9 | R9 | R9 | R9 | R9_fiq |
| R10 | R10 | R10 | R10 | R10 | R10 | R10_fiq |
| R11 | R11 | R11 | R11 | R11 | R11 | R11_fiq |
| R12 | R12 | R12 | R12 | R12 | R12 | R12_fiq |
| R13 | R13 | R13 SVC | 7813 ab/ ' | R13_und | R13_irq | R13_fiq |
| R14 | R14 | 1714 sve | R'M_sbt | R14_und | R14_irq | R14_fiq |
| PC | PC | PC | PC | PC | PC | PC |

| Monitor | |
|---------|---|
| R0 | |
| R1 | |
| R2 | |
| R3 | |
| R4 | |
| R5 | |
| R6 | J |
| R7 | |
| R8 | |
| R9 | |
| R10 |] |
| R11 |] |
| R12 |] |
| R13_mon |] |
| R14_mon |] |
| PC | J |
| | |

| CPSR | CPSR | CPSR | CPSR | CPSR | CPSR | CPSR |
|------|------|----------|----------|----------|----------|----------|
| | 1 | SPSR svc | SPSR_abt | SPSR_und | SPSR_irq | SPSR_fiq |

CPSR SPSR_mon

FIGURE 22




FIGURE 23


traditional Secure

ARM + processing

non/secure

ARM secure

Ta. 24



1-ia. 25






fig. 26



22/64 4002 Connonce return interrupt handler 4004 Is return thread from, software taked interrupt equal to currently. 4006 4008 save context of old secure secwe thread thread 4010






Fig. 30

4012 Call received 4014 Ls call N active 4018 4016 N 4020 active secure Reject

Fig. 31


26/64 Monitor Non-Secure Int 2 hardler NSB

Lig. 32

Monitor Non-secure I+2 hardler Resume Stub Int 1 hadle Close Stub Int1 hadler

Fig 33

| Interrupt Type/Priority | Handled | |
|----------------------------|---------|------------------------|
|) | S | |
| 2 | NS- | |
| 3 | NS/S | hondlers lower than |
| . 5 | NS | highes NS hadler |
| 6 | NS/S | |
| 7 | NS | |
| • | : : | |



F16.35




FIG. 36




FIG. 37






FIG. 38





F16.40




FIG. 41





FIG. 42






FIG. 44








FIG. 45




F16.46









PHYSICAL BOOKESS SAACE

F16. 49




FIG SOA




FIG SOB




FIG 51






FIG 52








FIG 55





FIG 56



F16 57




FIG 58

| Method of entry | How to program? How to enter? | | Entry mode | | |
|---------------------------------|--|--|--------------|--|--|
| Breakpoint hits | Debug TAP or Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (2). | | Halt/monitor | | |
| Software breakpoint instruction | Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or | BKPT instruction must reach execution stage. | Halt/monitor | | |
| | Use BKPT instruction directly in the code. | | | | |
| Vector trap breakpoint | Debug TAP | Program vector trap register and address matches. | Halt/monitor | | |
| Watchpoint hits | Debug TAP or software (CP14) | Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²). | Halt/monitor | | |
| Internal debug request | Debug TAP | Halt instruction has been scanned in. | Halt | | |
| External debug request | Not applicable | EDBGRQ input pin is asserted. | Halt | | |

^{(1):} In monitor mode, breakpoints and watchpoints cannot be data-dependent.

Figure

⁽²): The cores have support for thread-aware breakpoints and watchpoints in order to able to enable secure debug on some particular threads.

| Name | Meaning | Reset value | Access | Inserted in scan chain for test |
|--------------------------------------|--|----------------|--|---------------------------------|
| Monitor mode enable bit | 0: halt mode 1: monitor mode | 1 | R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14) | yes |
| Secure debug enable bit | 0: debug in non- secure world only. 1: debug in secure world and non- secure world | 0 | In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1 | no |
| Secure trace enable bit | 0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world | 0 | In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1 | no |
| Secure user- mode enable bit | 0: debug is not possible in secure user mode 1: debug is possible in secure user mode | 1 | In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1 | no |
| Secure thread-aware enable bit | 0: debug is not possible for a particular thread 1: debug is possible for a particular thread | 0 | In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1 | no |

Figure 6/

Function Table

| D | CK | Q[n+1] |
|---|----|--------|
| 0 | | 0 |
| 1 | | 1 |
| х | | Q[n] |

Logic Symbol




FIGURE 62

Function Table

| D _. | SI | SE | CK | Q[n+1] |
|----------------|----|----|----|--------|
| 0 | x | 0 | _ | 0 |
| 1 | x | 0 | | 1 |
| х | X | X | | Q[n] |
| х | 0 | 1 | \ | 0 |
| Х | 1 | 1 | | 1 |

Logic Symbol




figure 63




FIGURE 64




Figure 65.




FIGURE 66 A




FIGURE 66 B




Figure 67




Figure 68

| CP14 bits in Debug and Status Control register | | | | |
|--|-----------------------------------|--------------------------------------|--|--|
| Secure debug enable bit | Secure user-mode debug enable bit | Secure thread-aware debug enable bit | meaning | |
| 0 | X | | No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world. | |
| 1 | 0 | X | Debug in entire secure world is possible | |
| 1 | 1 | 0 | Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to. | |
| 1 | 1 | 1 | Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code. | |

Figure 69A

| CP14 bits in Debug and Status Control register | | | | |
|--|-----------------------------------|--------------------------------------|--|--|
| Secure trace enable bit | Secure user-mode debug enable bit | Secure thread-aware debug enable bit | meaning | |
| 0 | х | X | No observable debug in entire secure world is possible. Trace module (ETM) must not trace internal core activity. | |
| 1 | 0 | X | Trace in entire secure world is possible | |
| 1 | 1 | 0 | Trace is possible when the core is in secure user-mode only. | |
| i | | 1 | Trace is possible only when the core is executing some particular threads in secure user mode. Particular hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state. | |

Figure 69B

| Program | Vebus |
|---------|----------------------|
| Α | リック |
| ß | |
| A | 1→ 1→ 1→ 1→ |
| В | |

Figure 70

| Method of entry | Entry when in non-secure world | entry when in secure world |
|---------------------------------|---|--|
| Breakpoint hits | | secure prefetch abort handler |
| Software breakpoint instruction | Non-secure prefetch abort handler | secure prefetch abort handler |
| Vector trap breakpoint | interruptions. For other non-secure exceptions, prefetch abort. | secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort. |
| Watchpoint hits | Non-secure data abort handler | secure data abort handler |
| Internal debug request | B | debug state in halt mode |
| External debug request | Debug state in halt mode | debug state in halt mode |

- (1) see in Comation on vector trap register,:
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

Figure 71A

| Method of entry | Entry in non-secure world | entry in secure world |
|---|--|-------------------------|
| Breakpoint hits | Non-secure prefetch abort handler | breakpoint ignored |
| Software breakpoint instruction | Non-secure prefetch abort handler | instruction ignored (1) |
| Vector trap breakpoint | Disabled for non-secure data abort and non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort. | |
| Watchpoint hits | | watchpoint ignored [27] |
| Internal debug request | | request ignored |
| External debug request | | request ignored 💨 💰 🐃 |
| Debug re-entry from system speed access | not applicable. | not applicable |

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

Figure 718